SilMinds

DecFMA64/128

DecFMA64 and DecFMA128 IP core units are first in the market to offer the Fused Multiple-Add function. The FMA unit computes the Multiply-Add operation ±(A×B)±C of three input vector operands. Inputs are encoded in Decimal Interchange Format. The product is fully compliant with the IEEE 754-2008 Standard.

Download the DecFMA64/128 Data Sheet

Back to IP Cores Back to IP Cores